
LVDS, CML, ECL-differential interfaces with odd voltages
D: Differential ECL Multipoint bus terminated by 50 Ohms to VTT at each end . Figure 1C shows the common differential point-to-point interconnection for ECL. . ->

Differential Logic - Emitter Coupled Logic - ECL
ON Semiconductor supplies high speed differential logic functions based on Emitter Coupled Logic design techniques, including devices with ECL, PECL, CML, LVDS, . ->

PRL-431 1:2 Differential ECL Fanout Buffer
PRL-431: 1:2 Differential ECL Fanout Buffer Module, Product Description . Differential Line. Drivers/Receivers. ECL/PECL Terminators. Fanout Buffers . ->

PRL-434 1:4 Differential ECL Fanout Buffer
PRL-434: 1:4 Differential ECL Fanout Buffer Module, Product Description . Fan out GHz Sine Wave signals into four pairs of Differential ECL signals . ->

EETimes.com - LVDS, CML, ECL-differential interfaces with odd voltages
EE Times is the online source of global news for the creators of technology. . Figure 1C shows the common differential point-to-point interconnection for ECL. . ->

Differential ECL podlet usage hints
TLA 700 Products . ECL Differential Podlet Usage Hints. The Differential ECL/PECL podlet is useful to convert differential signals to . ->

Emitter-coupled logic - Wikipedia, the free encyclopedia
The MAX9321B low-skew differential receiver/driver is designed for clock and data distribution. . For differential ECL and LVECL operation, this device . ->

MAX9384 ECL/PECL Dual Differential 2:1 Multiplexer
The MAX9384 fully differential dual 2:1 multiplexer (mux) features extremely low . to -5.5V Supplies for Differential LVECL/ECL. Outputs Low for Inputs Open . ->

PCKEP14 2.5 V/3.3 V 1:5 differential ECL/PECL/HSTL clock driver
2.5 V/3.3 V 1:5 differential ECL/PECL/HSTL clock driver. Rev. 01 — 30 . The ECL/PECL input. signals can be either differential or single-ended (if the V. BB . ->

![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |

